FIG.1




FIG.2




FIG.3




FIG.4




FIG.5 130 **OUTPUT PINS** INPUT PIN 36 54 56 58 132 46 50 52 42 48 38 40 76 -76 80-CELL CELL SENSE AMP. SENSE AMP. <u>62</u> 62 X-PREDEC. X-PREDEC. Y-SELECT Y-SELECT X-DEC. <u>68</u> X-DEC. 92 *68* CELL -ECC, ATD PULSE SYNCHRONIZER, OUTPUT-CELL 62 70 80 76 76 80 SENSE AMP. CELL CELL <u>62</u> SENSE AMP. X-PREDEC. 62 Y-SELECT Y-SELECT X-PREDEC. X-DEC. 68 X-DEC. 68 CELL CELL 62 <u>62</u> -70 70 80 76 ·76 80 CELL , SENSE AMP. CELL <u>62</u> SENSE AMP. X-PREDEC. 70-**Y-SELECT** X-PREDEC. Y-SELECT X-DEC. <u>68</u> X-DEC. 68 CELL 62 <u>62</u> 90 70 ·*80* -76 76 80 CELL SENSE AMP. CELL SENSE AMP. <u>62</u> 62 X-PREDEC. X-PREDEC. Y-SELECT Y-SELECT 112 X-DEC. 68 X-DEC. 68 CELL CELL *62* <u>62</u> 70 70 80 ADDRESS, ATD, DELAY 94 66 64 86 *84* 4. 82 22 24 26 28 30 32 34 20 14 18 16 12

INPUT PINS

